Mentor Graphics Modelsim Se-64 - 10.7

Technical Write-Up: Mentor Graphics ModelSim SE-64 10.7

4. Workflow Example (Basic)

# 1. Compile design files
vlib work
vlog +acc top.v  # Verilog module
vcom -2008 tb_top.vhd  # VHDL testbench

Toolchain Integration


    

  • Works with synthesis tools (vendor toolchains) and place-and-route flows.
    • 

  • Compatible with vendor IP simulation models (e.g., Xilinx, Intel/Altera) packaged as simulation libraries.
    • 

  • Connects to source control and CI systems via scripts; commonly used in automated verification flows.
    • 





2.6. Advanced Verification


    

  • Assertion support (PSL, SVA)
    • 

  • Coverage-driven verification hooks
    • 

  • SystemVerilog DPI (Direct Programming Interface) for C/C++ testbench integration
    • 



Best Practices


    

  • Modularize testbenches and use randomized stimulus plus directed tests.
    • 

  • Keep wave logging selective (use add wave for signals of interest) to conserve memory.
    • 

  • Use scripting (Tcl) to automate builds and regression runs.
    • 

  • Version-control simulation scripts and library mappings.
    • 

  • Periodically purge old waveform databases and use compressed wave formats if available.
    • 





Part 5: Installation Guide (Linux Focus)


Most professional ASIC shops run ModelSim on Linux. Here is the canonical install flow for 10.7:


Prerequisites: (RHEL 7.x / CentOS 7)


    

  • libXext.so.6, libXft.so.2, libstdc++.so.6
    • 



Steps:


    

  1. Download: Obtain the modelsim_se_10.7_linux.run binary package (approx. 1.8 GB) from the Siemens Support Center.
    2. 

  2. Execute: chmod +x modelsim_se_10.7_linux.run && ./modelsim_se_10.7_linux.run
    3. 

  3. GUI Installer: Choose the installation directory (e.g., /tools/mentor/modelsim_se_10.7).
    4. 

  4. Configure License: Point the installer to your license.dat file.
    5. 

  5. Compile Libraries: Run vmap to map the standard IEEE and vendor-specific libraries (e.g., Xilinx unisim, secureip).
    6. 



Common Pitfall: Forgetting to compile the Verilog glbl module, which results in "Fatal: (vsim-7) Failed to open VHDL entity 'glbl' ." Mentor Graphics ModelSim SE-64 10.7




Limitations


    

  • Licensing cost can be high for small teams.
    • 

  • Some modern SystemVerilog verification features or the latest standards may be better supported in newer releases or other vendors’ tools.
    • 

  • GUI may feel dated compared with newer tools; advanced coverage/verification often requires additional Mentor products.
    • 

  • Installation and license setup can be non-trivial in constrained IT environments.
    • 





Common Use Cases


    

  • FPGA and ASIC RTL simulation and verification.
    • 

  • Pre-silicon functional validation and regression testing.
    • 

  • Mixed-language designs where modules in VHDL, Verilog, and SystemVerilog coexist.
    • 

  • Testbench-driven verification using scripted regressions.
    •
Scroll to Top